- Title
- Fast linear model predictive control via custom integrated circuit architecture
- Creator
- Wills, Adrian G.; Knagge, Geoff; Ninness, Brett
- Relation
- ARC
- Relation
- IEEE Transactions on Control Systems Technology Vol. 20, Issue 1, p. 59-71
- Publisher Link
- http://dx.doi.org/10.1109/TCST.2010.2096224
- Publisher
- Institute of Electrical and Electronics Engineers (IEEE)
- Resource Type
- journal article
- Date
- 2012
- Description
- This paper addresses the implementation of linear model predictive control (MPC) at millisecond range, or faster, sampling rates. This is achieved by designing a custom integrated circuit architecture that is specifically targeted to the MPC problem. As opposed to the more usual approach using a generic serial architecture processor, the design here is implemented using a field-programmable gate array and employs parallelism, pipelining, and specialized numerical formats. The performance of this approach is profiled via the control of a 14th-order resonant structure with 12 sample prediction horizon at 200-μs sampling rate. The results indicate that no more than 30 μs are required to compute the control action. A feasibility study indicates that the design can also be implemented in 130 nm CMOS technology, with a core area of 2.5 mm². These results illustrate the feasibility of MPC for reasonably complex systems, using relatively cheap, small, and low-power computing hardware.
- Subject
- field-prpgrammable gate array; model predictive control; very large scale integration
- Identifier
- http://hdl.handle.net/1959.13/1309282
- Identifier
- uon:21826
- Identifier
- ISSN:1063-6536
- Language
- eng
- Reviewed
- Hits: 1000
- Visitors: 986
- Downloads: 0
| Thumbnail | File | Description | Size | Format |
|---|